Amendments to the Claims:

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

Claim 1. (Previously presented) A memory controller, comprising:

at least one bus interface, each bus interface being for connection to at least one respective device for receiving memory access requests;

a memory interface, for connection to a memory device over a memory bus;

a plurality of buffers in the memory interface, each of the plurality of buffers sized to store a data burst for a memory access request, each of the plurality of buffers further including a plurality of sub-buffers, each sized to store a data beat of the data burst stored in one of the corresponding plurality of buffers; and

control logic, for placing received memory access requests into a queue of memory access requests,

wherein, in response to a received memory access request requiring multiple data bursts over the memory bus, each of said multiple data bursts is assigned by the control logic to a respective buffer of the plurality of buffers in the memory interface, and data from each of said multiple data bursts is stored by the memory interface in the respective buffer,

wherein, for a wrapping memory access request requiring multiple buffers, data required for each of a beginning and an end of the wrapping memory access request are assigned to respective sub-buffers of a single respective buffer by the control logic, the beginning and end data for the wrapping memory access request being stored concurrently from a single data burst in the respective sub-buffers of the single respective buffer by the memory interface, the storing of the beginning and end data in the single respective buffer avoiding the need for an additional data burst to obtain the end data, the data required for the end of the wrapping memory access request being cached in one or more of the respective sub-buffers until needed for transfer in response to the wrapping memory access request, and

wherein the control logic records a value of a pointer indicating a first sub-buffer of the single respective buffer storing the end data, such that the control logic is able to return to the indicated first sub-buffer to retrieve the end data from the single respective buffer.

Claim 2. (Previously presented) A memory controller as claimed in claim 1, wherein, when returning data to the respective device from which a memory access request requiring multiple data bursts over the memory bus was received, data is read out from a first part of the single respective buffer, then data is read out from at least one other of said buffers, then data is read out from a second part of the single respective buffer.

Claims 3-4. (Cancelled)

Claim 5. (Original) A memory controller as claimed in claim 1, wherein the control logic determines whether a received read access request is a wrapping request which requires multiple memory bursts, and, if so, the control logic allocates each of said memory bursts to a respective one of said buffers.

Claim 6. (Original) A memory controller as claimed in claim 1, wherein the memory controller is a SDRAM controller, and said memory interface is suitable for connection to a SDRAM memory device over said memory bus.

Claim 7. (Previously presented) In a memory controller including at least one bus interface for connection to at least one respective device for receiving memory access requests, a memory interface for connection to a memory device over a memory bus, a plurality of buffers in the memory interface, and control logic for placing received memory access requests into a queue of memory access requests, a method of retrieving data comprising:

in response to a received memory access request requiring multiple data bursts over the memory bus, assigning each of the multiple data bursts to a respective buffer in the plurality of buffers in the memory interface, each of the plurality of buffers being sized to store a data burst for the memory access request, each of the plurality of buffers further including a

plurality of sub-buffers, each sized to store a data beat of the data burst stored in one of the corresponding plurality of buffers;

storing data from each of said multiple data bursts in the respective buffer in the memory interface;

for a wrapping memory access request, assigning data required for a beginning and an end of the wrapping memory access request to respective sub-buffers of a single respective buffer to be stored concurrently from a single data burst in the respective sub-buffers of the single respective buffer in the memory interface, the storing of the beginning and end data in the single respective buffer avoiding the need for an additional data burst to obtain the end data, the data required for the end of the wrapping memory access request being cached in one or more of the respective sub-buffers until needed for transfer in response to the wrapping memory access request;

recording a value of a pointer indicating a first sub-buffer of the single respective buffer storing the end data; and

using the pointer to return to the indicated first sub-buffer to retrieve the end data.

Claim 8. (Previously presented) A method as claimed in claim 7, further comprising, when returning data to the respective device from which a memory access request requiring multiple data bursts over the memory bus was received, reading data out from a first part of the single respective buffer, then reading data out from at least one other of said buffers, then reading data out from a second part of the single respective buffer.

Claims 9-10. (Cancelled)

Claim 11. (Previously presented) A method as claimed in claim 7, further comprising determining whether a received read access request is a wrapping request which requires multiple memory bursts, and, if so, performing the step of assigning each of said memory bursts to a respective one of said buffers.

Claim 12. (Original) A method as claimed in claim 7, wherein the memory controller is a SDRAM controller, and said memory interface receives data from a SDRAM memory device over said memory bus in SDRAM bursts.

Claim 13. (Previously presented) A programmable logic device, wherein the programmable logic device includes a memory controller, comprising:

at least one bus interface, each bus interface being for connection to at least one respective device formed within the programmable logic device for receiving memory access requests;

a memory interface, for connection to an external memory device over a memory bus;

a plurality of buffers in the memory interface, each of the plurality of buffers sized to store a data burst for a memory access request, each of the plurality of buffers further including a plurality of sub-buffers, each sized to store a data beat of the data burst stored in one of the corresponding plurality of buffers; and

control logic, for placing received memory access requests into a queue of memory access requests,

wherein, in response to a received memory access request requiring multiple data bursts over the memory bus, each of said multiple data bursts is assigned by the control logic to a respective buffer of the plurality of buffers in the memory interface, and data from each of said multiple data bursts is stored by the memory interface in the respective buffer,

wherein, for a wrapping memory access request requiring multiple buffers, data required for each of a beginning and an end of the wrapping memory access request are assigned to respective sub-buffers of a single respective buffer by the control logic, the beginning and end data for the wrapping memory access request being stored concurrently from a single data burst in the respective sub-buffers by the memory interface, the storing of the beginning and end data in the single respective buffer avoiding the need for an additional data burst to obtain the end data, the data required for the end of the wrapping memory request being cached in one or more

of the respective sub-buffers until needed for transfer in response to the wrapping memory access request; and

wherein the control logic records a value of a pointer indicating a first sub-buffer of the single respective buffer storing the end data, such that the control logic is able to return to the indicated first sub-buffer to retrieve the end data from the single buffer.

Claims 14-17. (Cancelled)

Claim 18. (Previously presented) A memory controller, comprising:

at least one bus interface, each bus interface being for connection to at least one device for receiving memory access requests;

a memory interface, for connection to a memory device over a memory bus;

a plurality of buffers in the memory interface, each of the plurality of buffers sized to store a data burst for a memory access request; and

control logic, for placing received memory access requests into a queue of memory access requests,

wherein, for a wrapping memory access request requiring multiple buffers, data required for each of a beginning and an end of the wrapping memory access request are assigned to sub-buffers of a single buffer by the control logic, and

wherein the control logic records a value of a pointer indicating a first sub-buffer of the single buffer storing the end data, such that the control logic is able to return to the indicated first sub-buffer to retrieve the end data from the single buffer.

Claim 19. (Previously presented) A memory controller as claimed in claim 18, wherein, when returning data to the device from which a memory access request requiring multiple data bursts over the memory bus is received, data is read out from a first part of the single buffer, then data is read out from at least one other of the buffers, then data is read out from a second part of the single buffer.

Claim 20. (Previously presented) A memory controller as claimed in claim 18, wherein the control logic determines whether a received read access request is a wrapping request which requires multiple memory bursts, and, if so, the control logic allocates each of the memory bursts to one of the buffers.

Claim 21. (Previously presented) A memory controller as claimed in claim 18, wherein the memory controller is a SDRAM controller, and the memory interface is suitable for connection to a SDRAM memory device over the memory bus.